

TWIN

Technical Note

Hardware

Number : HW003A
Subject : Corrections to HW003
Date : 1979-05-16

If the 40 V supply was missing or fuse F1 was blown then the EPROM particularly the 2704/8 types could be damaged. To overcome this the logic circuit diagram has been altered. This change does not effect the software in any way.

There were also certain errors and omissions in the appendix of HW003. These have been corrected and updated to include the 40 V check. The old pages should be removed and replaced by the pages attached to this note.

1. Command Decoding

Here the necessary I/O address and operation decoding is made and the appropriate I/O port is selected (for further information see System Reference Manual, chapter 7)

2. I/O Ports

Information is read/written from the I/O ports when the required I/O address is equal to the actual address. (in our case E8 - EF) Written information is first latched into a flip flop before being amplified by the tristate line drivers. Data remains unchanged until either new information overwrites the existing information or a reset is given from the control logic. The output ports 0 to 3 are used as follows:

Port 0	address H'E8'	Control
Port 1	address H'E9'	PROM address lines A0 - A7
Port 2	address H'EA'	PROM address lines A8 - A15 *
Port 3	address H'EB'	PROM data (write)

* only lines A8 - A10 are used for the 2716.

All read ports are non-latched such that the information that is read is only valid at that moment in time. Only two ports are used:

Port 2	address H'EA'	Status
Port 3	address H'EB'	PROM data (read)

3. Control logic

This logic consists of a sequencer to switch on the power supplies in a particular sequence and to switch off in the reverse sequence. The sequencer can only be switched "on" if the PROM power switch on the front panel is on and a command is given to switch on. The absence of one of these conditions will switch the sequencer off. If the sequencer state change from the "on" to the "off" state then all output port flip flops will be reset with the exception of one signal on the control port, namely R PROM, which will be set. In this way all PROM pins will be at a low level.

The control logic consists further of two re-triggerable monoflops. These monoflops are used to give the basic timing when programming a PROM. This is necessary since the TWIN is interrupt driven and interrupts cannot be inhibited e.g. the operator depresses the <ESC> key and the slave is "paused" for an indefinite time.

Any time may be generated, however, by retriggering the monoflop just before the CR time of 0.1 mS has elapsed. A software check on the monoflop state prior to the retrigger pulse is made to check that no interrupt has occurred.

4. Power Supplies

The power supplies are so constructed that they can be switched off. Most have single level outputs and others can be switched between two levels necessary for programming. The following voltages are generated:

VDD	+ 12v	
VCC	+ 5v	
VBB	- 5v	
VPP	+ 5v/+25.2v	
<u>PRDG</u>	+ 26v	rise and fall time is $\geq 0.5\mu\text{S} \leq 2\mu\text{S}$
<u>CS/WE</u>	+ 12v	

Each power supply is basically a 3 pin fixed voltage regulator of the type uA78 or uA79 driven by a series darlington enabling a switch on/off function. A ULN2003 is used to drive the positive power supply darlingtons and provide high voltage isolation. The + 26v supply is additionally switched via a push-pull circuit with a CR delay to meet the rise/fall requirements of the 2704/8. This circuit has a current sink capability which is also required by the 2704/8. The maximum current requirements are given in Fig. 2.

The supply to the power supplies is taken from the stabilized power supplies of TWIN with the exception of the 40v supply which may either be supplied externally via the aux bus input or derived from the 82S115 PROM card.

	VCC	VBB	VDD	VPP/PROG	$\overline{\text{CS}}/\text{WE}$
2704/8	10	45	65	20	0.01
2716	100	-	-	30	-

All values in mA

Fig. 2

5. Front Panel

The GP10 board is connected to the front panel PROM R, using the existing cable which normally connects PROM socket 1 to PR on the 1702A PROM board. Depending on the PROM type to be programmed 2704/8 or 2716 edge connector P4 or P5 should be used respectively.

6. The 2716 EPROM

This PROM is a 16K UV erasable PROM organized in a 2Kx8 bit matrix operating from a single +5v supply. The pin configuration can be seen in Fig. 3.

A7	1	24	VCC	A 0 -A1 0	address lines
A6	2	23	A8	O 0 -O7	data lines
A5	3	22	A9	PD/PGM	Power down/program
A4	4	21	VPP	VCC	Power Supply +5v
A3	5	20	CS	VPP	Program Voltage
A2	6	19	A1 0		
A1	7	18	PD/PGM		
A 0	8	17	O7		
O 0	9	16	O6		
O1	10	15	O5		
O2	11	14	O4		
GND	12	13	O3		

Fig. 3

There are five different modes in which this PROM can operate:

MODE \ PINS	PD/PGM (18)	CS (20)	VPP (21)	VCC (24)	OUTPUTS (19-11,13-17)
READ	VIL	VIL	+5	+5	DOUT
DESELECT	DON'T CARE	VIH	+5	+5	HIGH Z
POWER DOWN	VIH	DON'T CARE	+5	+5	HIGH Z
PROGRAM	PULSED VIL TO VIH	VIH	+25	+5	DIN
PROGRAM VERIFY	VIL	VIL	+25	+5	DOUT
PROGRAM INHIBIT	VIL	VIH	+25	+5	HIGH Z


7. Programming

Programming is simple since all signals are TTL compatible. After erasure all bit locations are set to 1's. Programming is accomplished by raising the CS input to logic 1 thus selecting the data lines to the input/high impedance-output state. VPP is then raised to $25v \pm 1v$ (in our case 25.2) then the required address together with the required data is supplied. After a minimum of 2 μs setting time a 50 mS programming pulse is applied to the PD/PGM pin. The "next" required address and data is presented and again a pulse is applied. This sequence is then repeated until all locations to be programmed have been selected.

There is no restriction on the address selection sequence nor do all addresses have to be programmed. The only timing requirement with regard to the programming pulse is that the rise and fall times exceed 5nS. This limit will never be reached since this pulse is TTL generated.

8. The 2704/8 EPROM

These EPROMS are both UV erasable and have a capacity of 4K and 8K organized in a 512x8 and a 1Kx8 matrix. With the exception of capacity both EPROMS are identical and will further be discussed as if one. This EPROM requires 3 power supplies + 5v, + 12v and - 5v. The pinning is shown in Fig. 4.



* connected to GND if 2704

Fig. 4

The three possible operating modes of this EPROM are shown in Fig. 5.

MODE	PIN NUMBER							
	DATA I/O 9-11 13-17	ADDRESS INPUTS 1-8 22,23	VSS 12	PROGRAM 18	VDD 19	$\overline{\text{CS}}/\text{WE}$ 20	VBB 21	VCC 24
READ	DOUT	AIN	GND	GND	+12	VIL	-5	+5
DESELECT	HIGH IMPEDANCE	DON'T CARE	GND	GND	+12	VIH	-5	+5
PROGRAM	DIN	AIN	GND	PULSED 26V	+12	VIHW	-5	+5

Fig. 5

9. Programming the 2704/8

After erasure all bits are in the '1' state. Information is introduced by selectively programming '0's in the required locations.

To program the $\overline{\text{CS}}/\text{WE}$ input is raised to + 12v address 0 is selected and the required information to be programmed is presented to the data pins.

A program pulse is then given. The next sequential address is then selected, the appropriate data is presented to the data pins and again a program pulse is given. This sequence is repeated until all addresses have been programmed.

Depending on the program pulse width the whole sequence must be repeated n times. Since the pulse may be between 0.1 mS and 1 mS and the product of pulse width must be a minimum of 100 mS with a pulse of 1 mS, 100 loops must be made.

Addresses which are not to be programmed should be written with the original information.

The program pulse has a rise/fall time limit of min 0.5 uS and a maximum of 2.0 uS, which means that a CR network has to be used. The pulse may not exceed + 27v and it must have a voltage change of minimum 25v. At its lowest level it must not exceed + 1v while sourcing a maximum of 3 mA.

10. Software

Since a program cannot occupy the same space as ROM information and so as not to limit the maximum capacity of a PROM to be programmed by the slave memory size all ROM information is stored on disk in the form of a binary module. There are three basic functions which are supported:

CP Compare PROM
RP Read PROM
WP Write PROM.

For each function we have two subfunctions:

File handling
PROM read/write routines.

Only the PROM routines vary for different PROMs and functions and the file handling routines vary only for the required function. In this way it is possible to use the same file handling routines together with other PROM routines. This interface will be discussed later. The following routines exist

WP2716	WP2708	WP2704
RP2716	RP2708	RP2704
CP2716	CP2708	CP2704.

Each routine has the following format:

Routine-name Filename A1 A2 A3 C.

For a write command the PROM will be written starting at address A2 and ending at address A3 with the information from the binary file "filename" starting at address A1. If the complement is required then C must be a 1. For the read command the PROM will be read from address A2 to A3 and a new file will be created having a load address A1. If the complement information is required then C must be a 1. By loading the file so created and using the dump command a listing of the ROM contents can be obtained. The following error codes exist:

07	Write error
29	PROM Power not on
34	PROM address range exceeded
52	Incorrect Connector used.

The other errors that may occur are self explanatory.

If another PROM type is to be programmed then a routine having the following interface can be added to the standard routines. The information exchange is via the registers

R0	high order port of the address
R1	low order part of the address
R2	Status
R3	Data.

The status should always be set to a zero unless an error condition occurs. In that case the value filled in by your routine will be displayed on the screen and the program aborted. The routine will be in the form of a subroutine having two or four entry points.

- a. Read
- b. Read close
- c. Write
- d. Write end.

For WP all four entry points are required. For CP or RP only the read entry points are needed.

The read end or write end entry point is used to allow your routine to switch off power supplies vect and will always be called in the event of an error.

The entry points addresses are:

Read	H'1000'
Read close	H'1003'
Write	H'1006'
Write end	H'1009'.

A listing of the write routine for the 2716 is given as an example. The source PROM subroutines together with the executable routines and command files is available on a diskette which may be ordered under typenumber 56719, 12NC: 9390.281.10602 costing Hfl. 285.

11. Summary

Although two PROM types have been used here other types may of course be programmed after making the necessary hardware/software changes.

Appendix to HW003

Remove

B10a and B10b resistor networks

If the power supply is to be mounted on the GP10 board then the connectors A8, A9 and A10 should be removed before any wiring is attempted.

Above the free space so created the seperately constructed power supply can be mounted.

Cut trace non component side (see layout 1)

<u>FROM</u>	<u>TO</u>	<u>REMARKS</u>
A14/7	A14/8	
A13/7	A13/8	
A12/7	A12/8	
D9/15	D10/1	
D11/1	C11/8	
E15/11	E12/15	

Cut trace component side

E7/1	F4/13
A12/16	+ 5v
B8b/4	A10/16

Add a wire non component side

<u>FROM</u>	<u>TO</u>	<u>REMARKS</u>
E12/15	D12/10	
B4/15	D12/10	
E15/11	F4/13	
D11/1	D10/1	RPROM
D10/1	A6/7	RPROM
D12/11	A15/8	
E13/7	A13/10	
A6/1	A12/6	<u>PDLOW</u>
A6/2	A12/5	<u>PDHIGH</u>
A6/3	A15/5	SWPON
A6/4	A14/11	RPGM
A6/5	A14/2	SCS
A6/6	A14/10	SPGM
A6/7	A12/3	RPROM
A6/8	A14/3	<u>RCS</u>
A9/1	P5-4	CS
A9/6	P5-3	A10
A9/7	P5-6	A9
A9/8	P5-7	A8
	P4-6	
	P4-7	

<u>FROM</u>	<u>TO</u>		<u>REMARKS</u>
A7/1	P5-19	P4-19	A7
A7/2	P5-20	P4-20	A6
A7/3	P5-21	P4-21	A5
A7/4	P5-22	P4-22	A4
A7/5	P5-23	P4-23	A3
A7/6	P5-24	P4-24	A2
A7/7	P5-18	P4-18	A1
A7/8	P5-17	P4-17	A0
A10/1	A10/16		07
A10/2	A10/15		06
A10/3	A10/14		05
A10/4	A10/13		04
A10/5	A10/12		03
A10/6	A10/11		02
A10/7	A10/10		01
A10/8	A10/9		00
A10/1	P5-1	P4-1	07
A10/2	P5-9	P4-9	06
A10/3	P5-10	P4-10	05
A10/4	P5-11	P4-11	04
A10/5	P5-12	P4-12	03
A10/6	P5-13	P4-13	02
A10/7	P5-14	P4-14	01
A10/8	P5-16	P4-16	00
A9/16	A14/4		CSLOW
A9/15	A14/5	P5-2	PD/PGM
A9/13	A15/2		
A9/14	A15/1		
A9/12	A13/15		POWER ON
A14/1	A14/9	A14/8	GND
A14/14	Capacitor		★
A14/15	Capacitor Resistor Junction		★
A14/7	Capacitor Resistor Junction		★
A14/6	Capacitor ★		
A15/3	A15/4		
A15/6	A13/9		OFF
A13/2	A13/3		+ 3v
A13/3	A9/9		+ 3v
A13/4	A13/14		SWOFFVPP
A13/5	A13/13		SWOFFVCCVDD
A13/6	A13/12		
A13/7	A13/8		GND
A13/11	A15/13		SWONVBB
A15/12	A15/6		OFF
A15/11	A15/10		
A15/9	D2/13		RESET
P5-26	OV		GND
P5-15	OV		GND
P4-25	A4/2		PROM PWR SWCON4
P4-25	A4/4		PROM PWR SWCON5
A4/3	A15/2		
A4/5	A15/1		
A4/1	Collector TR1		

★ items mounted separately

<u>FROM</u>	<u>TO</u>	<u>REMARKS</u>
P4-15	OV	GND
P4-26	OV	GND
A13/1	A13/2	+ 3v
A12/1	A12/2	SWOFFVCCVDD
A12/1	A13/13	SWOFFVCCVDD
A12/7	A12/4	SWOFF VPP
A13/4	A12/7	SWOFF VPP
A12/13	A12/12	
A12/10	A12/11	

Power Supply Connections

A12/16	Base of Darlington for VDD	
A12/15	Base of Darlington for <u>VCC</u>	
A12/14	Base of Darlington for <u>CS/WE</u>	
12/12	Base of Darlington for 26.8v	
A12/10	Base of Darlington for 5v	
A13/11	to PROG control circuit	
VDD	P4-3	
<u>VCC</u>	P4-8	P5-8
<u>CS/WE</u>	P4-4	
VBB	P4-5	
PROG	P4-7	
VPP	P5-5	
P1-11/12	+ 12v	input
P1-13/14	- 12v	input
P1-5/6/7/8	+ 40v	input
P1-1/2/3/4	+ 5v	input.

The + 40v supply may either be supplied by an external power supply connected at the rear of the TWIN at the aux bus input and logic ground or a wire has to be connected on the 82S115 PCB from capacitor C27 at E10-11 positive side to P1-5/6/7/8 and fuse F1 changed to a 2A slow blow

Components for GP10


<u>QTY</u>	<u>ITEM</u>	<u>POSITION</u>
1	ULN2003 IC	A 12
1	74195 IC	A 13
1	74123 IC	A 14
1	7400 IC	A 15

<u>QTY</u>	<u>ITEM</u>	<u>DESCRIPTION</u>
1	uA79M05CU	3 pin negative voltage regulator 5 V
2	uA78MHV12CU	3 pin voltage regulator 12 V
1	uA78MHV08CU	3 pin voltage regulator 8 V
1	uA78MHV12CU	3 pin voltage regulator 18 V
2	uA78M05CU	3 pin voltage regulator 5 V
1	7407	I.C.
5	BD331	NPN power darlington
1	BC558	PNP transistor
1	2N2907	PNP transistor
2	2N2222	NPN transistor
12	0.1uF	capacitor 50VWG
1	0.01uF	capacitor 50VWG
5	BYX36	diode
1	BAX13	diode
3	8K2	1/4W resistor
1	3K3	1/8W resistor
2	11K	1/8W resistor
3	10K	1/8W resistor
2	3K	1/8W resistor
1	2K7	1/8W resistor
2	2K2	1/8W resistor
2	39	1/4W resistor
2	5K6	1/4W resistor
2	10K pot	variable resistor
2	33000pf	capacitor 6VWG
1	0.68uF	capacitor 10VWG

Adjustments

Adjust potmeters to give a pulse of minimum 0.1 mS for PD/PGM and CSLOW.

Note: Although the minimum time constant of 0.1 mS is not critical during normal programming it is, however, important if the program is interrupted. The program pulse length should not then exceed the maximum for the PROM being programmed. This is of course far more critical for the 2704/8 than the 2716 since the maximum program pulse is 1 mS and 55 mS respectively.





G.P.I.O. Card

LAYOUT 1

CUT HERE


SIKO-AA
10001740











ALL RESISTORS 1/8W
UNLESS OTHERWISE
SPECIFIED

SUBROUTINE WRITE & CHECK A 2716 EPROM









TWIN ASSEMBLER VER 2650 WRITE AND CHECK A 2716 FROM

TWIN ASSEMBLER VER 2650 WRITE AND CHECK A 2716 FROM

```

LOC OBJECT ADDR E STMT SOURCE LINE
*****
32 *****
33 *
34 *
35 *
36 *
37 *
38 *
39 *
40 *
41 *
42 *
43 *
44 *
45 *
46 *
47 *
48 *
49 *
50 *
51 *
52 *
53 *
54 *
55 *
56 *
57 *
58 *****
59 *
60 *
61 *
62 *
63 *
64 *
65 *
66 *
67 *
68 *
69 *
70 *
71 *
72 *
73 *
74 *
75 *
76 *
77 *
78 *
79 *
80 *
81 *
82 *
83 *
84 *
85 *
86 *
*****
WRITE A PROM TYPE 2716
ENTRY POINTS : WRITPR WRITE FROM
               : WRITEN END OF WRITE ROUTINE
               : READPR READ FROM
               : READCL END OF READ ROUTINE
PARAMETERS : R0-R1 PROM ADDRESS
            : R2 STATUS RETURN REG
            : R3 BYTE WRITTEN/READ
RETURN STATUS VALUES ARE :
00 NO ERROR
07 WRITE ERROR
29 PROM POWER NOT ON
34 PROM ADDRESS RANGE EXCEEDED
52 INCORRECT CONNECTOR USED
*****
CONTROL PORT
H'EB'
H'80' PD SET TO 5V NOT
H'40' PD SET TO 26V NOT
H'20' SWITCH POWER ON
H'10' RESET PGM MONO-FLOP NOT
H'08' SET CHIP SELECT MONO-FLOP NOT
H'04' SET PROGRAM MODE
H'02' WRITE FROM NOT
H'01' RESET CHIP SELECT MONO-FLOP NOT
STATUS PORT
H'EA'
H'80' CHIP SELECT LOW (WRITE ENABLED)
H'40' PROGRAM MODE PULSE
H'20' 2716 CONNECTED NOT
H'10' 2704/8 CONNECTED NOT
H'08' POWER SUPPLIES SWITCHED ON NOT
H'07' NOT CONNECTED INPUTS
ADDRESS HIGH ORDER PORT
H'EA'
H'80' CHIP SELECT
    
```

```

LOC OBJECT ADDR E STMT SOURCE LINE
*****
2 *****
3 * STANDARD SYMBOL DEFINITION - THIS FILE MAY BE APPENDED TO THE
4 * FRONT OF ANY USER'S SOURCE DECK
5 * REGISTER EQUATES
6 R0 EQU 0
7 R1 EQU 1
8 R2 EQU 2
9 R3 EQU 3
10 * CONDITION CODES
11 P EQU 1
12 Z EQU 0
13 N EQU 2
14 LT EQU 2
15 EQ EQU 0
16 GT EQU 1
17 UN EQU 3
18 * PSM LOWER EQUATES
19 CC EQU H'00'
20 IDC EQU H'20'
21 RS EQU H'10'
22 WC EQU H'08'
23 OV EQU H'04'
24 COM EQU H'02'
25 C EQU H'01'
26 * PSM UPPER EQUATES
27 SENS EQU H'80'
28 II EQU H'20'
29 SP EQU H'07'
30 * END OF EQUATES
REGISTER 0
REGISTER 1
REGISTER 2
REGISTER 3
POSITIVE RESULT
ZERO RESULT
NEGATIVE RESULT
LESS THAN
EQUAL TO
GREATER THAN
UNCONDITIONAL
CONDITIONAL CODES
INTERDIGIT CARRY
REGISTER BANK
I-WITH 0-WITHOUT CARRY
OVERFLOW
I-LOGIC 0-ARITHMETIC COMPARE
CARRY/BORROW
SENSE BIT
INTERRUPT INHIBIT
STACK POINTER
    
```


TWIN ASSEMBLER VER 2650 WRITE AND CHECK A 2716 PROM

LOC OBJECT	ADDR	E	STMT	SOURCE LINE
117 *				
118 *				
119 *				
1012	CD100E	100E	P2700	EBU \$ SA0D+1
1015	CF100C	100C		STRA.1 SA0D+1
1018	CC1000	1000		STRA.3 SA0D+1
101B	EA08			STRA.0 SA0D
101D	9E110E	110E		COM1.0 MAXADD
1020	0C1011	1011		BCFA.LT AUDERR
1023	9C1061	1061		LODA.0 FLAG
				IF INITIALIZED
				JUMP

INITIALIZE ROUTINE

128 *				
129 *				
130 *				
131 *				
132 *				
133				NPULOM+PDIHG+RPRM
1026	04C2			LOD1.0 FLAG
1028	CC1011	1011		STRA.0 SET INITIALIZED
102B	CC1010	1010		CON SAVE INITIAL STATE
102E	DAE8			WRITE.0 SET INITIALIZED
1030	5AE8			REDE.0 STATUS
1032	4470			AND1.0 REMOVE IRRELEVANT STATUS BITS
1034	EA30			AND1.0 PROM POWER SWITCHED ON
1036	9E111A	111A		COM1.0 JIF NOT
1039	EA10			BCFA.LT INCORRECT CONNECTOR
103B	9C1114	1114		COM1.0 JIF INCORRECT
103E	0C1010	1010		CON GET CONTROL SETTING
1041	6430			CON AND
1043	2480			SAPON+RPRM SWITCH POWER ON
1045	DAE8			WRITE.0 SAVE CONTROL SETTING
1047	CC1010	1010		CON WAIT 20US
104A	0403			LOD1.0 SET FOR WRITE
104C	F87E	104C		BORR.0
104E	0480			LOD1.0 MCS
1050	DAEA			ADH WRITE.0
1052	CC1010	1010		CON GET CONTROL BYTE
1055	2442			EOR1.0 & SET FOR WRITE
1057	CC1010	1010		CON SAVE CONTROL BYTE
105A	DAE8			WRITE.0
105C	07B0			LOD1.3
105E	00			NOP
105F	F87D	105E	P2701	BORR.3

2MSEC WAIT FOR POWER SUPPLIES TO REACH CORRECT LEVEL

TWIN ASSEMBLER VER 2650 WRITE AND CHECK A 2716 PROM

LOC OBJECT	ADDR	E	STMT	SOURCE LINE
00E9				ADDRESS LOW ORDER PORT
87 *				
88 *				
89	AD0L			AD0L
90 *				
91 *				
92 *				
93 *				
94 *				
95 *				
96 *				
00EB				DATA I-O PORT
97	DATA4A			DATA I-O PORT
99 *				
100 *				
1000				H'1000'
1001	READPR			ORG EBU \$ R2700
100A				BCTA.UN R2700
1003	READCL			EBU \$ P2703
1004				BCTA.UN P2703
1006	WRITPR			EBU \$ P2700
1012				BCTA.UN P2700
1009	WRITEN			EBU \$ P2703
1008				BCTA.UN P2703
1009	SDATA			RES 1 SAVED DATA BYTE
100C				RES 2 SAVED ADDRESS BYTES
100D				RES 1 STATUS BYTE
100F				RES 1 CONTROL INFO BYTE
1010				RES 1 INITIALIZATION INDICATOR
1011	00			DATA 0 MAXIMUM ALLOWED ADDRESS+1 FOR 2716
0008				EBU C2048

ALL OF THE ABOVE SIGNALS WITH THE EXCEPTION OF RPRM WILL BE RESET TO 0 IF RESET, SAPON, OR PROM+PWRN GO TO ZERO. RPRM WILL BE SET TO 1

TWIN ASSEMBLER VER 2650 WRITE AND CHECK A 2716 FROM

TWIN ASSEMBLER VER 2650 WRITE AND CHECK A 2716 FROM

LOC	OBJECT	ADDR	E	STMT	SOURCE LINE
201	*				
202	*				
203	*				
204	*				
205	*				
1048		05E0		P2703	EQU
1049		D5E8			L001.1
1050		20			WRITE.1
1051		C2			EQRT.0
1052		D4E9			STRZ.2
1053		D4EA			WRITE.0
1054		2520			WRITE.0
1055		D5E8			EQRT.1
1056		CC1011			WRITE.1
1057		17			ST0R.0
1058					RETC.UN

LOC	OBJECT	ADDR	E	STMT	SOURCE LINE
160	*				
161	*				
162	*				
163	*				
164	*				
1061				P2702	EQU
1062		54EA			REDE.0
1063		24FF			EQRT.0
1064		F408			THI.0
1065		9C111A			BCFA.EQ
1066		0C100D			L00A.0
1067		6480			L0R1.0
1068		0D100E			NCS
1069		0E100C			L00A.1
1070					L00A.2
1071		D4EA			WRITE.0
1072		D5E9			WRITE.1
1073		D4E8			WRITE.2
1074		0C1010			L00A.0
1075		0703			L001.3
1076		0648			L001.2
1077		0506			L001.1
1078		6404			L0R1.0
1079		D4E8			WRITE.0
1080		2404			WRITE.0
1081		F97E			B0RR.1
1082		53EA			REDE.1
1083		6404			L0R1.0
1084		D4E8			WRITE.0
1085		2404			EQRT.0
1086		D4E8			THI.1
1087		F540			BCFA.EQ
1088		9C1120			B0RR.2
1089		F463			B0RR.3
1090		44EF			ANDI.0
1091		D4E8			WRITE.0
1092		0600			L001.2
1093					RETC.UN

INVERT STATUS
 CHECK POWER (STILL) ON
 JIF NOT
 GET HIGH ORDER ADDRESS
 KEEP WRITE ON
 GET LOW ORDER ADDRESS
 & DATA TO BE WRITTEN
 SELECT FROM
 GET CONTROL BYTE
 WAIT 50MS LOOP
 (RE-)TRIGGER PULSE
 RE-TRIGGER PULSE
 CHECK THAT PROGRAM HAS NOT BEEN INTERRUPTED
 RESET MONOFLOP
 RESET
 SET STATUS TO NO ERROR

TWIN ASSEMBLER VER 2650 WRITE AND CHECK A 2716 FROM

TWIN ASSEMBLER VER 2650 WRITE AND CHECK A 2716 FROM

LOC OBJECT	ADDR	E STMT	SOURCE LINE
110E	3F10A8	10A8	263
1111	0634	10A8	264
1113	17	10A8	265
1114	3F10A8	10A8	266
1117	0652	10A8	267
1119	17	10A8	268
111A	3F10A8	10A8	269
111D	0629	10A8	270
111F	17	10A8	271
1120	3F10A8	10A8	272
1123	0607	10A8	273
1125	17	10A8	274
1120	3F10A8	10A8	275
1123	0607	10A8	276
1125	17	10A8	277
1120	3F10A8	10A8	278
1123	0607	10A8	279
1125	17	10A8	280
282			281
283			282
284			283
285			284
286			285
287			286
288			287
289			288
290			289
291			290

GO AND SWITCH OFF
SET INVALID ADDRESS CODE

GO & SWITCH OFF
SET INVALID DEVICE

GO & SWITCH OFF
SET INVALID DEVICE

GO & SWITCH OFF
SET INVALID DEVICE

TIMING LOOP IS IN CYCLES 12*(X(6.3*Y(42+Z(3.6))))
WHERE X IS R3, Y IS R2, Z IS R1
Z IS 6 TO GIVE A CONTINUOUS PULSE
SO 12*(X(6.3*Y(42+18))) (0.0024) MSEC

LOC OBJECT	ADDR	E STMT	SOURCE LINE
108A	219	R2700	
108B	220		
108C	221		
108D	222		
108E	223		
108F	224		
1090	225		
1091	226		
1092	227		
1093	228		
1094	229		
1095	230		
1096	231		
1097	232		
1098	233		
1099	234		
109A	235		
109B	236		
109C	237		
109D	238		
109E	239		
109F	240		
10A0	241		
10A1	242		
10A2	243		
10A3	244		
10A4	245		
10A5	246		
10A6	247		
10A7	248		
10A8	249		
10A9	250		
10AA	251		
10AB	252		
10AC	253		
10AD	254		
10AE	255		
10AF	256		
10B0	257		
10B1	258		
10B2	259		
10B3	260		
10B4	261		
10B5	262		

SAVE REGISTERS 0 & 1

CHECK IF ADDRESS WITHIN LIMITS

JIF ERROR

IF INITIALIZED

JUMP

INITIALIZE ROUTINE

NPDIHC+RFROM

FLAG

CON

CONTR

STATUS

-1-C5LOW-MC-POWON

NZ708+NZ716

POWER

BCFA,LT

COMI,0

NZ708

BCFA,EQ

CONERR

LODA,0

CON

LODI,0

SMPON+MFROM

WRITE,0

CONTR

STR,0

CON

LODI,0

3

BURR,0

\$

LODI,3

176

NOP

RZ701

BURR,3

RZ701

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

SET INITIALIZED

SAVE INITIAL STATE

SET INITIAL STATE

REMOVE IRRELEVANT STATUS BITS

PROM POWER SWITCHED ON

JIF NOT

INCORRECT CONNECTOR

JIF INCORRECT

GET CONTROL SETTING

AND

SWITCH POWER ON

SAVE CONTROL SETTING

WAIT 20US

ZMSEC WAIT FOR POWER SUPPLIES TO REACH CORRECT LEVEL

INVERT STATUS

CHECK POWER (STILL) ON

JIF NOT

GET HIGH ORDER ADDRESS

GET LOW ORDER ADDRESS

SELECT PROM

SET STATUS TO NO ERROR

The source PROM subroutine supplied on disc may give a warning if assembled using the relocatable assembler for the source line(s).

```
ANDI,Ø    -1-CSLOW-NC-POWONN
```

The assembler sees this construction as a 2 byte constant having the value H'FF7Ø'.

The high order byte will be taken giving an incorrect value.

To overcome this problem the source code may be changed so:

```
ANDI,Ø    > -1-CSLOW-NC-POWONN
```

or if preferred:

```
ANDI,Ø    > .NOT.(CSLOW+NC+POWONN)
```